ABSTRACT: Fully scalable, analytical HF noise parameter equations for bipolar transistors are presented and experimentally tested on high speed Si and SiGe technologies. A technique for extracting the complete set of transistor noise parameters from Y parameter measurements only is developed and verified. Finally, the usefulness of the noise model is demonstrated in the design of tuned LNAs in the 1.9GHz, 2.4GH2, and 5.8GHz bands.
INTRODUCTION
The recent boom in wireless consumer applications has emphasized the requirement for low-cost, highly integrated RF parts. Steady improvement in transistor performance, and desire for higher level of integration have lead to the increased application of silicon technology. Since substrate and interconnect losses are significantly higher in Si than in GaAs, Si RF circuit design should target the optimization of the size of transistors in order to simplify matching, rather than design the matching circuit around a given transistor. Such an approach requires a physically based, scalable compact model for bipolar transistors [I] , as well as accurate, closed-form noise parameter equations, suitable for circuit design.
In the first part, expressions for the four noise parameters of a bipolar transistor are derived. The accuracy of these equations is investigated using scalable variants of the HICUM and Spice Gummel Poon (SGP) models and measured transistor noise data. Next, a technique is presented for extracting the complete set of noise parameters from measured Y parameters only. It avoids the inaccuracy of on-wafer noise parameter measurements which is especially severe for small geometry devices or devices biased in the sub-mA range. Finally, the scalable noise model is applied in the design of tuned LNAs in the 2-6 GHz band. (1)- (3), describing the noise resistance, R, , optimum source admittance, YWp, and minimum noise figure, FM~N, were derived as functions of the shot noise current sources, transistor Y parameters, series emitter resistance, rE, and total base resistance rB, in a manner similar to that employed for GaAs MESFETs [2] . The bias current dependence of the noise parameters appears in explicit form via the IB and IC terms, and also implicitly in rB and in the Y parameters. V, represents the thermal voltage. In the derivation of eqns. (1)- (3) it is assumed that the base and collector noise currents are uncorrelated. This is a reasonable simplification given the different physical origins of the two noise currents. Since noisespecific parameters are not present in eqns. (1)- (3), it follows that noise measurements are not required to obtain the transistor noise parameters.
NOISE PARAMETER EQUATIONS
For the bias currents and frequency range used in wireless design, the noise parameter equations can be recast in easy-to-interpret formats (4)-(6). These can be employed to tailor the device size -typically only the emitter length IE -to achieve optimal low-noise matching at the desired frequency and input impedance. As indicated by eqns44) and (5), the noise resistance and optimum noise admittance scale as IE-', and lE respectively. po is the dc current gain and n is the collector current ideality factor.
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As long as the le~g~h-to-~idth ratio (IE/wE) of the emitter is larger than 10, FMIN remains invariant to ch in emitter length.
All noise parameters are non-linear functions of emitter width, wE, via the IC(rE+rB) term. The ability to predict the impact of (statistical) emitter width and length variations on 
to the complete set of noise parameters. rE and re(lc), which are required in addition to the Y parameters, are obtained as follows. rE is determined from the frequency and collector current dependences of the real part of the measured Z12 characteristics, and rB(lc) is extracted from the real part of (Z11-Z12). This technique was implemented in HP-EESOFs device characterization software package, ICCAP, and provides fT, fMm, FM~N, R,, YW, and GA data from the same set of measured Y parameters. It also elegantly solves the noise parameter de-embedding problem since the Y parameters have already been de-embedded using a conventional 2-step shunt-series technique. F1g.3 presents measured and modeled data for the S i i e HBT emphasizing the impact of the rB(lc) model on FMIN. The agreement with the noise measurements in Fg.2 is very good. In Fg.4, this simple measurement technique is used to investigate the measured and modeled emitter width dependence of fT fMAx and FM~N for double-poly NT25 Si BJTs. and FM~N as functions of emitter width, for NT25 Si BJTs.
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APPLICATION TO LNA DESIGN Finally, the noise parameter equations are applied to the design of tuned low-noise amplifiers at 1.9GHz, 2.4 GHz, and 5.8GHz using Si and S i e double-poly bipolar transistors. The goal of the design is to achieve simultaneous noise and input impedance match. The first step involves finding the optimal noise current density from eqn.(3) using the HSPICE deck. The emitter length is then adjusted so that the optimum source resistance, R , , , equals Z, (son) at the minimum noise current density and at frequency f, as expressed in eqn.(7). The variation of the noise parameters with respect to emitter length is illustrated in Fg.5 for the NT25 doublepoly Si process. Simultaneous noise and input impedance match is finally obtained by connecting an inductor, b, in the base. It canessence, this design methodology allows for the design of transistors that have the real part of the optimum noise impedance equal to 50 C2 at the desired frequency.
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WE. 1~ 4xO.5x28pm 4xO.5x23pm E 3.1 mA 2.5 mA cels out the reactance due to the input capacitance, Gin, of the device, and, at the same time, it transforms the optimum noise reactance of the amplifier to OSZ. Single transistor test structures with emitter inductors only, and with both base and emitter inductors, were fabricated in the NT25 Si bipolar process at 1.9, 2.4, and 5.8GHz. The measured data confirmed the simultaneous noise and input impedance match. The input return loss was better than -19dB in all cases. When compared to the ideal inductor simulation data, the finite Q of the fabricated inductors, typically 7-1 0, degraded the noise figure by 0.7-1.4dB. It was found that the base inductor contributed 0.4-0.7dB to the measured overall noise figure.
CONCLUSIONS
The capability of scalable variants of the SGP and HICUM models to accurately predict noise parameters was demonstrated using measurements and simulations on three different high-speed Si and SiGe technologies. A technique for extracting noise parameters from S/Y parameter measurements only was described. Finally, a design methodology for low-noise amplifiers was illustrated with the goal of optimizing the emitter geometry in order to minimize matching circuit lases and overall noise figure. In 
